Microchip Technology /ATSAMV71J20 /USBHS /DEVCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DEVCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0UADD0 (ADDEN)ADDEN 0 (DETACH)DETACH 0 (RMWKUP)RMWKUP 0 (NORMAL)SPDCONF 0 (LS)LS 0 (TSTJ)TSTJ 0 (TSTK)TSTK 0 (TSTPCKT)TSTPCKT 0 (OPMODE2)OPMODE2

SPDCONF=NORMAL

Description

Device General Control Register

Fields

UADD

USB Address

ADDEN

Address Enable

DETACH

Detach

RMWKUP

Remote Wake-Up

SPDCONF

Mode Configuration

0 (NORMAL): The peripheral starts in Full-speed mode and performs a high-speed reset to switch to High-speed mode if the host is high-speed-capable.

1 (LOW_POWER): For a better consumption, if high speed is not needed.

2 (HIGH_SPEED): Forced high speed.

3 (FORCED_FS): The peripheral remains in Full-speed mode whatever the host speed capability.

LS

Low-Speed Mode Force

TSTJ

Test mode J

TSTK

Test mode K

TSTPCKT

Test packet mode

OPMODE2

Specific Operational mode

Links

()